a facile cleavage into thin belts or nano-membranes [6] , [13] . Therefore, β-Ga 2 O 3 on insulator (GOOI) field-effect transistor (FET) can be formed by transferring the β-Ga 2 O 3 nano-membrane to SiO 2 /Si substrate and followed by regular device fabrication.
On the other hand, the quest for the low on-resistance (R on ) and high I D are always demanded for improved power device performance. This situation is more severe in E-mode or normally-off devices, and currently the I D is less than 10 mA/mm with large R on [14] , [15] . In this letter, we have successfully demonstrated high performance D-mode and E-mode GOOI FETs with record high I D , record low R on , high on/off ratio, low subthreshold swing (SS), and negligible hysteresis. Specifically, the record high performance E-mode GOOI FET, which satisfies the failure-safe requirement of power devices, can be simply achieved by optimizing the β-Ga 2 O 3 thickness upon specs. Fig. 1(a) and (b) are the schematic of a GOOI FET and atomic force microscopy (AFM) image of the β-Ga 2 O 3 surface after cleavage, which shows atomically flat and uniform within the whole nano-membrane or the single device. Device fabrication was started from a 6 mm by 6 mm (-201) β-Ga 2 O 3 bulk substrate with Sn doping concentration of 2.7 × 10 18 cm −3 , determined by capacitance -voltage (C-V) measurements [16] . Thin β-Ga 2 O 3 nano-membrane was transferred from the substrate cleavage to the SiO 2 /p + Si substrate with SiO 2 thickness of 300 nm. The SiO 2 /Si substrates were cleaned in acetone for 24 hours and the Ga 2 O 3 nano-membrane transfer time was within 1 minute. Then source and drain regions were 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
II. DEVICE FABRICATION AND MEASUREMENT
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The success of integrate β-Ga 2 O 3 on Si substrate shows the potential to migrate the issue of low thermal conductivity of β-Ga 2 O 3 substrate by wafer bonding β-Ga 2 O 3 on AlN or diamond substrates. The advantage of this device fabrication process can enable to study β-Ga 2 O 3 channel thickness dependent V T , and provide a higher bandgap material underneath the β-Ga 2 O 3 channel for BV enhancement. Most importantly, it offers an effective route to study the fundamental transport properties of β-Ga 2 O 3 and device performance potentials without using many expensive β-Ga 2 O 3 epitaxy wafers with different channel thickness. Fig. 2(a) shows the well-behaved direct current (DC) output current-voltage (I-V) of a D-mode GOOI FET with source to drain spacing (L SD , also gate length L G ) of 0.85 μm and channel thickness of 94 nm. The typical range of physical width of these nano-membrane devices is 0.3∼1 μm, accurately determined by scanning electron microscopy (SEM) as shown in Fig. 2(d) . Considering on the depletion width at the edges of the nano-membrane, the presented drain current densities are under-estimated because they are normalized by the physical width instead of effective electrical width. The measurements start from applying the back-gate bias (V GS ) to 120 V and then stepping to the device pinch-off −110 V with −10 V as the step, while the drain bias (V DS ) is swept from 0 to 8 V. Maximum drain current densities (I DMAX ) of 600 mA/mm is obtained, which is nearly one order of magnitude higher than any other reported β-Ga 2 O 3 MOSFETs [1]- [9] , [13] . We ascribe this record high I DMAX to the much higher doping concentration of β-Ga 2 O 3 membrane applied and the positive back-gate bias reduced source and drain R c . The R on is extracted to be 13 ·mm. The R C and sheet resistance (R SH ) of D-mode devices are extracted to be 2.7 ·mm and 8. The peak transconductance (g max ) is calculated to be 3.3 mS/mm at V DS = 5 V. The peak field-effect mobility (μ FE ) is calculated to be 48.8 cm 2 /V·s from the g max , which is still a factor of 2 lower than the theoretical limit [17] . Although the oxide thickness is 300 nm, high on/off ratio of 10 10 and low SS of 250 mV/dec are obtained, showing the interface between β-Ga 2 O 3 and SiO 2 is of high quality. Fig. 3(a) presents the I D -V DS output characteristics of an E-mode GOOI FET with L G = 1.3 μm and channel thickness of 79 nm. A record high I DMAX = 450 mA/mm is obtained, which is more than one order of magnitude higher than any other E-mode MOSFETs [14] , [15] . Similar to D-mode device, the R on , R SH and R C of E-mode device are extracted to be 20 ·mm, 14.1 k / , and 0.95 ·mm, respectively. The reduced R c of E-mode devices is likely due to the thinner nano-membrane. The backage bias can be more effectively to electrostatically dope the thinner nano-membrane surface where the metal contacts are physically contacted. Fig. 3(b) and 3(c) are the linear and log-scale I D -g m -V GS plots of the same E-mode device. V T and g max of 7 V and 4.5 mS/mm are extracted at V DS = 1 and 9 V, respectively. The peak μ FE of E-mode device is calculated to be 55.2 cm 2 /V·s from the g max . High on/off ratio of 10 10 and low SS = 140 mV/dec are also obtained for the E-mode device, benefiting from the ultra-wide bandgap of β-Ga 2 O 3 and high quality interface. The much smaller SS of E-mode devices is due to the thinner β-Ga 2 O 3 . Fig. 3(d) depicts the I D -V GS hysteresis measurements when the V GS is first swept from −15 V to 100 V and then swept back of another E-mode device with a similar thickness of 80 nm. There is a negligible hysteresis for the dual sweep I D -V GS transfer curves, which further confirms the high quality interface between the β-Ga 2 O 3 and SiO 2 .
III. RESULTS AND DISCUSSION
To have a direct comparison about the V T shift from negative values in D-mode to positive values in E-mode by reducing β-Ga 2 O 3 nano-membrane thickness, we have carried out measurements on GOOI FETs with various β-Ga 2 O 3 thickness. Fig. 4(a) describes the thickness dependent representative I D -V GS characteristics. Obviously, the V T is shifted from negative to positive when the thickness is slowly reduced. Fig. 4(b) summarizes the extracted thickness dependent V T of 15 devices. Generally, they all follow the same trend as shown in Fig. 4(a) . The determined thickness dependent V T may be valuable in the realization of high performance top gate E-mode GOOI FETs in the near future [18] .
To evaluate the potential of GOOI FETs for power device applications, we have performed off-state breakdown measurements on E-mode device. Fig. 5(a) device from AFRL with L SD /L GD = 4.4/0.6 μm reported in [9] , our work has reached nearly a 5 times lower R on , which can potentially improve the thermal management issues during the on-state. There is a tradeoff between the BV and the thickness of SiO 2 . Thick SiO 2 can help to increase the BV but it makes the poor thermal conductivity issue of β-Ga 2 O 3 even worse. In the near future, GOOI FETs on AlN or diamond substrate might be a good solution to have high BV while maintaining high thermal conductivity of β-Ga 2 O 3 to substrate. Fig. 5(b) shows the simulation of the electrostatic potential of the same device as Fig. 5(a) . The β-Ga 2 O 3 channel is modeled with n-type doping concentration of 1×10 13 cm −3 to simulate the situation of 10 −3 ∼10 −4 mA/mm off-state I D . The simulated potential against position is plotted in Fig. 5(c) . The average electrical field (E av ) in the channel is calculated to be 2 MV/cm, which further confirms the potential of GOOI FETs as next generation power devices.
IV. CONCLUSION
We have achieved record high I DMAX of 600/450 mA/mm for D/E-mode GOOI FETs. E-mode device can be realized through the thickness reduction of the β-Ga 2 O 3 nanomembranes. High on/off ratio of 10 10 , low SS of 140 mV/dec and negligible I D -V GS hysteresis reveals the high quality interface between β-Ga 2 O 3 and SiO 2 . E-mode GOOI FET with L SD = 0.9 μm demonstrates a high BV = 185 V and E av = 2 MV/cm, showing the great promise of GOOI FETs for future power devices.
